



COMPUTER SCIENCE & ENGINEERING

INFORMATION TECHNOLOGY

Computer Organization

Hand Notes For GATE, PSUs & Competitive Exam

Hand Notes

Page Length : 153

Note : We also providing GATE, PSUs & Competitive Exam Materials [Handnotes, Shortnotes & Books], All Reports [Seminar Reports & PPT]

Goto : www.martcost.com

Computer Organization

1. Number System & Representation

2. Memory Organization : Hierarchy
Cache Memory - Address mapping
- Updation
- Replacement

Principles of virtual memory & Associate memory

3. Fixed Point Arithmetic, Carry look ahead add

4. Instructions, Addressing Modes, Instruction pipeline, control unit design

5. Addressing, Data Transfer Technique
Disk & tape memories

1, 3, 4: Computer Architecture - J. P. Hayes

2, 5: Computer organization - Paulk choudhary

CA: It deals with conceptual things of ^{video} ~~etc~~

- Instruction Set
- Addressing Modes
- Data format

CISC

Instruction Set

CISC (Intel)

RISC (Reduced Inst. set)

(PowerPC) "Fixed length"

(Not advantage) Supports limited addressing mode

// If any instr. will not complete at $CPI=1$,
then it is not a part of RISC. \downarrow
clock per instr.

// No. more registers are required.

// Ltd provides only flexibility.

// Instr. have - OPCODE / Ref. opr

Reference of operand.

by Ref opr part, we can easily get the instr. addr.

// Data format deals with "How to interpret the binary string"

23/09/10

Instruction Pipelining

Register

→ Efficient usage of resources. (Instruction phase are overlapped.)

→ Performance of pipelining is given by speedup factor, $S = \frac{\text{time without pipeline}}{\text{time with pipeline}}$

re. address

register

→ Ideal case with k -stage instruction pipeline

$$T_n = (K+1)T_{\text{clock}} \quad S_{\text{ideal}} = K, \quad CPT_{\text{avg}} = 1$$

is

red in it
ing.

→ Parameters influencing the performance

→ Un-even stage delays

→ Buffer overhead

→ Dependencies among the instruction

→ Data dependencies occur when the result of one instruction is to be used by its successor.

→ Instruction re-scheduling - stall cycles introduced by operand forwarding techniques deal with data dependencies.

→ Control dependencies occur when flow of execution is altered by instruction cycles of another.

(Branch instructions) are the main resources for control dependencies.

→ Delayed-Branch, Multiple pipes & prediction are used to deal control dependencies.

(2) If processor register will be

of operand

(1) Index - then it is Index Register.

→ used for accessing the arrays.

(2) Base address of operand - Base address Register

→ used for relocatable prog's.

→ Prob occurs with JUMP instr.

Used for in

(3) Relative Addressing - PC is involved in it

Used for intrasegment branching.

(4) Based Index Relative.

A(0,0)

A(1,0)

A(2,0)

A(3,0)

(8,0)

(9,0)

(0,1)

(1,1)

Principle of Associate Memory

"The associate memory is also called a content addressable memory. To retrieve the info, the content or partial content is used. Since no address is involved, it is the fastest memory."

The associate memory contains:

no major
is moved
ntal blocks
two
them

- (1) Argument Register (n)
- (2) Key Register (Mask register (maskR)) (n)
- (3) Associate memory array (m x n)
- (4) Match Logic (M x 1)

→ To perform the read oprⁿ, place that cont or partial content in the argument register. The match logic will generate either single or multiple match word.

→ In case of multiple matching, the matched words are accessed sequentially until the desired word is obtained.

→ To perform the write oprⁿ, place the word in argument register, if it is not already existing then it is to be moved into one of the free locatⁿ.

→ The match logic expression for ith word.
(Complete Matching) $M_i = \bigwedge_{j=0}^{n-1} (F_j \odot A_j)$

$A(0,0) \leftarrow M \leftarrow R$	Column-Major	$A(0,0)$	
$H \leftarrow W$	Order	$A(1,0)$	
	Block 0	$A(2,0)$	
		$A(3,0)$	"
$A(0,1) \leftarrow M \leftarrow R$	$A(0,0)$		
$H \leftarrow W$	$A(0,1)$ 400 words		
	$A(0,2)$ occupies		
		$A(8,0)$	
		$A(7,0)$	
		$A(0,1)$	
		$A(1,1)$	
Hits : 100			

If the array is arranged in Column major order for every element, a block is moved from main memory to cache, total blocks moved are 100. For every block two references are made, one of them result Hit. No. of hits = 100.

Hit ratio = 0.5 (50%)